Generate Floating-Point HDL for FPGA and ASIC Hardware

Quantizing floating-point algorithms to fixed-point for efficient FPGA or ASIC implementation requires many steps and numerical considerations. Converging on the right balance between arithmetic precision and hardware resource usage is an iterative process between algorithm and hardware design. The process becomes more difficult when it requires a high-precision or high-dynamic range. To simplify this process, HDL Coder™ can generate target-independent synthesizable VHDL® or Verilog® from single-, double-,