Simulation-based PCB interconnect ERC analysis in Simbeor SI Compliance Analyzer
How to make sure that interconnects designed for a previous generation of DDR will work for the next generation? Just change data rate and run simulation-based ERC analysis in Simbeor SI Compliance Analyzer as demonstrated in this short video on the Open Computing Project PCB. Simbeor found 4438 unique trace cross-sections and 455 vias and run analysis for them and found problems in about 5 min. The most likely problems here are the via localization and reference integrity violations. Vias that worked for the lower data rates may become the leaky pipes (marked with radiation signs in Simbeor) for the new data rate. Crosstalk also increases with the rise time and may also become a problem if not resolved. See more on the via localization at
#simbeor #electromagnetics #signal_integrity
1 view
80
16
7 months ago 01:15:43 1
The Latest in PCB Simulation: Expert Insights with Yuriy Shlepnev
7 months ago 00:08:02 2
10 Practical inventions
7 months ago 00:11:28 1
Electroplating - It’s Easier Than You Think! The ax will be like new! Simple Practical Inventions
1 year ago 00:13:41 1
ESP32 based omnidirectional robots w/ camera | makermoekoe
1 year ago 00:07:39 1
Adding Power Nets for Simulation
1 year ago 00:02:00 3
How to migrate PCB design from 16 GT/s PCIe 4.0 to 32 GT/s PCIe 5.0?
1 year ago 00:01:27 1
Analysis of flexible interconnects in Simbeor SI Compliance Analyzer
1 year ago 00:01:40 1
Simulation-based PCB interconnect ERC analysis in Simbeor SI Compliance Analyzer